A Load-Pull Based Device Evaluation Method for Bias Modulated Applications
O. Bengtsson*, L. Vestling**, J. Olsson**
Published in:
European Microwave Conf. (EuMC 2009), Rome, Italy, Sep. 29 - Oct. 01, pp. 1461-1464 (2009).
Abstract:
In this paper an evaluation method for RF-Power transistors for high-efficiency applications using drain biasmodulation is presented. The method is based on post processing of continuous wave load-pull data under varying power, drain bias and impedance matching. Using this method technology limitation can be investigated and the impact of various modulator models on device performance can be predicted at an early stage in the design process. The proposed method shows a possible 10 % efficiency enhancement at 2.14 GHz in mid-level power regions for the studied LDMOS device under drain bias modulation predicted from a maximum efficiency modulator model. The post-processing method is based on spline interpolation and is useful for the study of any varying envelope signal including digital modulated signals with high peak-toaverage ratios.
* Now with Ferdinand-Braun-Institut für Höchstfrequenztechnik, Gustav-Kirchhoff-Straße 4, D-12489 Berlin, Germany
** Uppsala University, The Ångström Laboratory, Solid State Electronics, P.O. Box 534, Uppsala, SE-751 21, Sweden
Copyright © EuMA 2009. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the EuMA 2009.
Full version in pdf-format.