

# Gallium nitride powerbar transistors with via holes fabricated by laser ablation

Richard Lossy\*, Armin Liero, Olaf Krüger, Joachim Würfl, and Günther Tränkle

Ferdinand-Braun-Institut für Höchstfrequenztechnik, Gustav-Kirchhoff-Straße 4,  
12489 Berlin, Germany

Received 9 September 2005, revised 9 October 2005, accepted 7 November 2005  
Published online 22 February 2006

PACS 84.30.Le, 84.40.Lj, 85.30.Tv

Low ohmic through-hole vias are fabricated for AlGaIn/GaN HEMT powerbar devices on SiC substrates using laser ablation technique. A complete processing technique has been developed. Through-wafer micro holes with an aspect ratio of 4 were drilled using pulsed UV laser machining. A plating technique on steep side wall could be established. Feasibility and performance of laser drilled via holes were tested with large power devices and proved successful up to the packaging level. The device demonstrated 14 dB of linear gain and a saturated output power of 40 W.

© 2006 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim

## 1 Introduction

The application of UV pulsed laser processing is a new approach to create via holes in 400  $\mu\text{m}$  thick semi-insulating SiC wafers serving as substrate for AlGaIn/GaN HEMTs. SiC is one of the hardest materials and is chemically inert. In order to take advantage of the superior heat sinking and heat spreading properties of Si-SiC for microwave L-band power transistors it is advantageous to use the full wafer thickness instead of thinning down. Due to its extreme properties, dry etching of SiC is limited by etch rate and aspect ratio of the desired holes.

The feasibility of laser-assisted fabrication of through-wafer via holes for AlGaIn/GaN HEMTs on SiC has been proven. The complete process flow from CAD wafer layout to laser processing and metallization has been established. For reliable laser processing a high beam positioning accuracy of  $\pm 1 \mu\text{m}$  with respect to the device pattern on the wafer could be verified. The direct laser drilling approach offers a highly flexible way to create via holes without time-consuming wafer thinning, lithography and dry etching. Holes with smooth sidewalls can be drilled in SiC using an UV diode-pumped solid-state laser.

After completion of the front-end process micro holes are drilled from the back through  $\sim 400 \mu\text{m}$  thick semi-insulating silicon carbide wafers having AlGaIn/GaN transistors on the front side [1–3]. The holes are conical with diameters of  $\sim 120 \mu\text{m}$  on the laser entrance and  $\sim 80 \mu\text{m}$  on the laser exit side. Following, an electrical connection between the backside and the front is realized by metallization of the sidewalls of the holes. The gold layer is completely closed and has a thickness of  $\sim 5 \mu\text{m}$ . The plated gold thickness is uniform for the vias with aspect ratios as high as  $\sim 4$ .

## 2 Processing

The pulsed laser beam is used to directly drill one hole at a time. The frequency-tripled, diode pumped solid state laser provides an output wavelength of 355 nm with a Gauss-shaped intensity profile [4]. The


\* Corresponding author: e-mail: lossy@fbh-berlin.de, Phone: +49 30 6392 2630

laser is focused to a spot size of  $\sim 15 \mu\text{m}$  in diameter. Typical pulse energies of  $65 \mu\text{J}/\text{pulse}$  at a laser pulse repetition rate of  $20 \text{ kHz}$  are used to create through-wafer micro holes. The desired hole diameter of  $\sim 100 \mu\text{m}$  is obtained by circular motion of the laser beam on the wafer. The micro holes are drilled from the backside of the wafer. For mechanical protection the front side of the wafer is covered by photo resist during processing.

The process of laser drilling is guided by CAD layout data. Drilling positions are designed altogether with the front-end layout in separate layers. Data for laser drilling are then converted to CNC compatible format. The laser processing starts with alignment using a vision system and automated pattern recognition. The laser workstation achieves an alignment precision of the center of the laser spot of  $\pm 1 \mu\text{m}$  with respect to existing structures. This accuracy can also be achieved when the alignment marks are placed on the side opposite to the one processed by the laser (front-to-backside alignment).

During laser processing the wafer stage is moved to the desired drilling position underneath the focusing optics and then the laser is switched on. The laser beam itself is moved by a galvo scanner during the drilling process. The holes are drilled from the backside through the wafer and the plated metallization pads on the front side. After laser drilling the inner surface of the hole is covered by a thin layer of re-solidified material from ablation. This material consists mainly of  $\text{SiO}_x$  and is easily removed by wet etching [5].

The electrical connection through the via hole is provided by evaporation of a plating base and subsequent electro plating. Proper alignment of the wafer in the evaporation apparatus is mandatory in order to achieve full metal coverage of the hole during plating base evaporation. On the front side of the wafer the photoresist is open on positions of the connecting pads. During plating the backside of the wafer and parts of the front that are opened up in the photoresist are in contact with the electrolyte. Therefore, the gold layer grows not only on the backside and on the sidewalls of the holes but also on the open area of the front side metallisation.




**Fig. 1** Process steps of the via-hole fabrication. **Left:** On the left the cleaved SiC-wafer after laser drilling is shown. On the top left and right of the via-hole laser marks required for cleaving can be seen. **Right:** A via hole after completion of the via fabrication is presented. The plating layer covering the surface of the via-hole and extending to the backside of the wafer (on top) can be clearly distinguished from the SiC-wafer material. The thickness of the gold plating is around  $5 \mu\text{m}$ .


### 3 Results

Additional experiments prove that a repeatable via process for electrical connection is obtained. For this purpose several test samples were prepared with an array of vias for resistance measurements. The resistance maps show good homogeneity and reproducibility of via-hole processing. Results from resistance

measurements from a set of 200 via holes are presented in Fig. 2 revealing that all vias are intact and the access resistance is quite similar for all devices under test.




**Fig. 2** Resistance measurements of through-hole vias.



**Fig. 3** AlGaIn/GaN HEMT device ( $4 \times 10 \times 500 \mu\text{m}^3$  L-band power bar) with laser drilled through-wafer vias mounted in power package (Close-up view).

AlGaIn/GaN-HEMTs were processed on several wafers by the aid of via hole laser drilling. After completion of the front-end processing HEMT devices were characterized by DC and RF on-wafer measurements. Wafer maps of the transistor device characteristics and parameters were compared with those measured after laser backend processing. RF-load-pull measurements revealed no signs of degradation for the transistors after laser processing.

After dicing of the wafer the transistor devices were mounted in microwave packages and characterized by RF measurements. In Fig. 3 a high-power transistor having powerbar design is mounted. The chip with through-wafer vias is soldered onto the power package using Au/Sn preforms.



**Fig. 4** Output power of an AlGaIn/GaN HEMT with through-wafer vias operated at 2 GHz. The device having a total gate width of 18 mm was biased at 20 V and 2.3 A. A saturated output power of 40 W with an associated power added efficiency (PAE) of 43% was achieved.

Comparative examinations before and after laser drilling showed no change or degradation of transistor DC and RF properties due to laser processing. RF power measurements of AlGaIn/GaN HEMTs using a power bar design and mounted with laser via technology revealed that this technique is operational and high power levels were achieved. As an example a powerbar having 9 subcells each containing 8 transistor fingers of 250  $\mu\text{m}$  gatewidth is presented. This  $9 \times 8 \times 250 \mu\text{m}^3$  wide device was operated at a drain-source bias of  $V_{\text{ds}} = 20 \text{ V}$  and a quiescent current of  $I_{\text{dq}} = 2.3 \text{ A}$ . The device demonstrated 14 dB of linear gain and a saturated output power of 40 W. An associated power added efficiency (PAE) of 43 % was achieved.

#### 4 Conclusion

Laser assisted via fabrication on 400  $\mu\text{m}$  thick semi-insulating SiC was successfully demonstrated. Vias with an aspect ratio  $\sim 4$  were used for the implementation in transistors having power bar design. The packaged AlGaIn/GaN-HEMTs achieve a saturated output power of 40 Watt and an associated PAE of 43% at 2 GHz. In conclusion, the compatibility of laser processing of via holes with semiconductor device fabrication has been demonstrated. Laser micro ablation has been successfully tested as a promising alternative to plasma processing of hard and inert materials.

#### References

- [1] U.K. Mishra, P. Parikh, and Y. Wu, Proc. IEEE **90**(6), 1022–1031 (2002).
- [2] R. Lossy, J. Würfl, N. Chaturvedi, S. Müller, and K. Köhler, phys. stat. sol. (a) **194**(2), 460 (2002).
- [3] R. Lossy, N. Chaturvedi, P. Heymann, K. Köhler, A. Liero, St. Müller, and J. Würfl, AlGaIn/GaN HEMTs on Silicon Carbide Substrates for Microwave Power Operation, Digest of GaAsMANTECH 2003 p. 327, published by GaAsMANTECH Inc., St. Louis.
- [4] M.D. Owen, Via drilling, in: LIA Handbook of Laser Materials Processing, J.F. Ready and D.F. Farson (Eds.) (Laser Institute of America, Magnolia Publishing, 2001), pp. 661–665.
- [5] P. Rudolph, K.-W. Brzezinka, R. Wäsche, and W. Kautek, Appl. Surf. Sci. **208/209**, 285 (2003).